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Abstract- A 3-transistor non-volatile analog 
storage cell with 14 bits effective resolution and rail-
to-rail buffered voltage output is presented. The 
memory, which consists of charge stored on a MOS 
transistor floating gate, is written by means of hot-
electron injection and erased by means of gate oxide 
tunneling. The circuit allows simultaneous memory 
reading and writing; by writing the memory under 
feedback control, errors due to oxide mismatch or 
trapping can be nearly eliminated. Small size and 
low power consumption make the cell especially 
attractive for use in analog neural networks. The 
cell is fabricated in a 2 µm n-well silicon Bi-CMOS 
process available from MOSIS. 
I. INTRODUCTION 
0 NE IMPEDIMENT to the development of silicon neural networks is the difficulty in storing analog 
weight values on-chip. Prior efforts typically used 
capacitive storage with clocked refresh [I], or multi-bit 
digital storage [2]. Both approaches pay a large penalty 
in tenns of cell size, complexity, resolution, and power 
consumption. We have developed a new, non-volatile 
analog memory cell which is far simpler than either 
approach; we believe this cell is well suited for use in 
silicon neural networks. 
Our goal was to design a simple memory cell with the 
following attributes: 
l. Non-volatile analog storage. 
2. High resolution and large dynamic range. 
3. Read/write circuitry located on-chip 
4. Support for simultaneous reading and writing. 
5. Low power consumption and compact size. 
6. Compatibility with standard MOS processing. 
Since floating gate transistors are naturally well suited 
to the storage of non-volatile analog memories, we have 
concentrated on developing circuits and devices that 
apply them to learning applications. We have succeeded 
in designing a 3-transistor circuit using floating gate 
transistors that achieves all the above goals. 
II. WRITING TO FLOATING GA TES 
Before presenting the memory cell, we will briefly 
review techniques for writing floating gate memories. 
Although the advantages of using floating gate 
transistors as memory elements are well known [3, 4], 
their application to silicon neural networks has been 
limited. The principal reason has been the lack of a 
suitable bi-directional mechanism for writing the 
memory. Since the gate of a floating gate transistor is 
completely insulated by silicon dioxide, writing the 
memory involves moving charge carriers through this 
oxide. Fowler-Nordheim tunneling (5] and hot-electron 
injection are both well known for moving electrons 
through Si02; using them to write very precise analog 
memories, however, has historically proven difficult. 
We use unidirectional gate-oxide tunneling to remove 
electrons from a floating gate. Positive high voltages 
are applied to a lightly doped n-type well (impurity 
concentration ~10 16/cm3) within which is located an n+ 
implant and an adjoining polysilicon floating gate. 
Tunneling current versus oxide voltage for a typical 
342 A gate oxide in the 2 µm Orbit BiCMOS process is 
shown in Figure l. Trap fomiation in this oxide is quite 
slow; Figure 2 shows the reduction in tunneling rate 
versus total charge thru the oxide. Although tunneling 
provides an acceptable means for removing electrons 
from a floating gate, finding a complementary process 
for adding them has proven non-trivial. 
Bi-directional tunneling can be used to add or remove 
electrons from a floating gate. This solution, however, 
requires either dual polarity high voltages, or a single 
polarity high voltage and a means for pulling the 
floating gate to this voltage when adding electrons, and 
pulling it near ground when removing them. Both 
approaches are unattractive. The dual polarity solution 
has a negative voltage much lower than the substrate 
potential; the single polarity solution does not support 
simultaneous memory reading and writing. 
Hot-electron injection in conventional n-channel 
MOSFETs provides another means for adding electrons 
to a floating gate [6]. Achieving reasonable m1cct10r. 
rates, how,~ver, requires that both the drain and 
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Figure I: Tunneling current versus 1 /(oxide voltage) for a 12 
µm 2 gate oxide with 12 lineal µ of n +edge overlap 
voltages exceed 3. IV (the oxide potential barrier). High 
channel currents and high power consumption make this 
approach unattractive for learning networks. 
We instead apply a bipolar transistor base-implant 
(impurity concentration ~ l 0 17/cm3) to the channel of a 
conventional n-type MOSFET to enhance its injection 
rate. This transistor has a 6V threshold, allowing sub-
threshold channel currents at gate voltages high enough 
to collect the injected electrons. Its drain breakdown 
voltage is ~7.25V, implying that for Vdrain=5V the 
electric field in the depletion region surrounding the 
drain is very high. As indicated by the band diagram of 
Figure 3, by combining a large drain-to-channel electric 
field with high gate voltage in a subthreshold transistor, 
the probability of injecting electrons onto the gate is 
greatly increased. Typical injection efficiencies for this 
device are li0/Idrain = 0.0 l %. Oxide current versus drain 
voltage, for several values of gate voltage, are shown in 
Figure 4. Trapping rates are shown in Figure 2. 
The data of Figure 4 show that over a wide range of 
drain voltage the injection rate is nearly constant. This 
effect is due to two competing processes. First, when 
drain voltage exceeds gate voltage, the electric field 
within the oxide opposes electron transport to the gate: 
injected electrons tend to return to the drain. Thus the 
injection efficiency decreases with increasing V ctg· 
Second, an increase in V ctg increases the field in the 
drain-to-channel depletion layer, exponentially 
increasing the number of electrons with sufficient 
energy to surmount the 3.1 eV oxide potential barrier. 
Over a wide range of drain voltages, the drop in 
efficiency is almost exactly compensated by the 
increasing population of hot electrons, yielding a nearly 
constant mJection rate. By choosing to write the 
memory with an injection transistor drain voltage of 5V, 
the write rate is made insensitive to small variations in 
drain voltage. 
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Figure 2 Tunneling and injection rates vs total charge thru the 
oxide. Tunneling junction V ox= 29.5 V Injection 
transistor Y drain= 3 25V, Y gate= 5 SY 
III. THE MEMORY CELL 
The memory cell is shown in Figure 5. Transistor QI 
is used for biasing. The amplifier formed by QI and Q2 
drives the output node. Using subthreshold channel 
currents permits rail-to-rail output voltages and a power 
consumption measured in n W. Q3 is the pbase-channel 
transistor used for hot-electron injection. Achieving 
reasonable injection rates in this device requires keeping 
the floating gate between 5V and 6V; the circuit 
therefore requires a supply voltage of 6-7 Volts. Charge 
stored on the feedback capacitor Ci= 1 pF represents the 
analog memory. Capacitor CP is the main parasitic 
element within the cell; it represents the coupling from 
capacitor Ci to ground. Also shown in Figure 5 is the 
feedback loop used to write the memory. 
This paper assumes the following methodology for 
writing a memory cell: 
i. The cell is erased before writing. A positive high 
voltage applied to the Vtun node removes electrons 
from the floating gate, causing V out to approach 
ground. vtun is then brought low, disabling the 
tunneling. 
2. The desired memory voltage Vin is applied to the 
non-inverting input of comparator A 1• Enabling 
the comparator output sets the drain of injector Q3 
high, causing electron to be injected onto the 
floating gate. Electron injection causes V 00, to 
slew upwards, at a rate set approximately by 
d~mr _ lini 
dt - Ci 
3. Once v out exceeds viJP the comparator lowers 
Q3 's drain voltage to ground, leaving Yout=Vin· 
Disabling the comparator output preserves V out at 
the desired value. 
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Figure 3: Energy band diagram for an n-type transistor 
with p-base channel implant 
For the purposes of this paper, memory cells were tested 
under idealized conditions, using an off-chip voltage 
source to erase the memory and an LM324 amplifier to 
write the memory. On-chip applications currently in 
fabrication use conventional lightly-doped drain (LDD) 
high voltage transistors to select a memory cell for 
erasure, and a small number of multiplexed on-chip 
amplifiers with appropriate decoding to allow the 
sequential writing of memory cells. 
IV. MEMORY CELL PERFORMANCE 
By using a feedback loop to write the memory, write 
errors are kept small. Figure 6 shows the RMS value of 
the random write error vs V oub for a write rate of 600 
mV/sec. Figure 7 shows total RMS error and mean 
offset error versus memory write rate. The RMS error 
of Figure 7 is equivalent to a memory cell resolution of 
14.7 to 15.4 effective bits. 
Offset error depends upon the loop time constant, the 
injection-dependent loop slew rate, and memory cell 
parasitics. For low slew rates, the curve asymptotes to a 
~5 m V offset. The principal reason for this offset is as 
follows: The negative feedback loop error signal is the 
injection current; it is set by the injection transistor 
drain voltage. However, the injection transistor parasitic 
drain-to-gate capacitance cdg fon11s an alternate positive 
feedback pathway around the loop. This path gives the 
loop a hysteretic response, helping the comparator to 
completely switch once it begins slewing. It also causes 
an unavoidable offaet error at the cell output Defining 
Ll V d to be the comparator output voltage swing, 
coupling from cdg to the floating gate produces an 
output referenced offset error given by: 
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Figure 4: Oxide current vs drain voltage in a 4µ long, 6µ wide 
injection transistor, for several values of gate voltage 
Power supply rejection is important to maintaining 
memory cell precision. Since the floating gate is 
positive supply (V dd) referenced via transistor Q2, the 
cell is designed to drive V dd referenced loads. Ideally, 
the cell output should track changes in V dd with unity 
gain. Design parameters which achieve unity gain from 
v dd to v out can be derived to first order as follows: 
1. Consider the feedback loop formed by capacitor C; 
and transistors Q l and Q2, with V dd as the input 
and V001 the output. Assuming infinite loop gain, 
the closed loop transfer function is: 
v .
1 
C;+CP CP Gw = _!Il!j_ = --- = 1 + - = 1 +a 
vdd T=oo C; C; 
c 
where a= /j 
I 
2. We desire that the closed loop transfer function 
from Vdd to Vout be unity. This can be arhieved 
by choosing a finite loop gain T to compensate a. 
The closed loop transfer function is: 
~01!1_ = G _I_ = (_g,,__ J = (I +a ) 
vdd 
00 l+T "l+f.) l 1+-} 
c 1 v 
Choosing a = _ __!'__ = ___!_ gives __!J]Jt__ = 1 
C; T vdd 
3. Assuming Ql and Q2 have identical drain 
conductances gd, the low frequency loop gain Tis: 
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2gc1 C;+CP 
V/herc gm is the transconductance of transistor Q2. 
Substituting T = C/Cp gives the final result: 
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Figure 5: The analog memory cell (including parasitic capacitance with its write circuit 
Figure 6: 
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RMS write error vs Vout, neglecting the systematic 
offset, for a write rate of 600 mVisec 
To first order, if the cell transistors and capacitors are 
sized to (1 ), the memory will be insensitive to 
low frequency in Vdd. We have measured 74 
dB supply rejection on the test chip, to 
l 5 bit output precision for ± 5% variations in suppl:; 
voltage. Of course, V 001 remains sensitive to in 
bias voltage, but since bias is ground-referenced, proper 
practices can insure its stability. 
V. CONCLUSION 
We have developed a 3-transistor analog memory cell 
with 14-bit resolution, non-volatile storage, rail-to-rail 
output range, nW power consumption, and 74 dB 
supply rejection. Its support for simultaneous memory 
and writing allows accurate feedback control of 
the write process. The cell can be fabricated in a 
standard 2 µm n-well BiCMOS process available from 
MOSIS. We believe this cell to be well suited for long-
term learning in silicon neural networks, and as a means 
for storing precise analog voltages in MOS integrated 
circuits. 
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